blob: d09de03a555e03262b959c0a58b819a89f2c8518 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
|
# $NetBSD: Makefile,v 1.25 2015/01/29 20:41:35 joerg Exp $
LIB= LLVMMipsCodeGen
.include <bsd.init.mk>
.PATH: ${LLVM_SRCDIR}/lib/Target/Mips
SRCS+= Mips16ISelDAGToDAG.cpp \
Mips16ISelLowering.cpp \
Mips16InstrInfo.cpp \
Mips16FrameLowering.cpp \
Mips16HardFloat.cpp \
Mips16HardFloatInfo.cpp \
Mips16RegisterInfo.cpp \
MipsAnalyzeImmediate.cpp \
MipsAsmPrinter.cpp \
MipsCCState.cpp \
MipsConstantIslandPass.cpp \
MipsDelaySlotFiller.cpp \
MipsFastISel.cpp \
MipsFrameLowering.cpp \
MipsInstrInfo.cpp \
MipsISelDAGToDAG.cpp \
MipsISelLowering.cpp \
MipsLongBranch.cpp \
MipsMachineFunction.cpp \
MipsModuleISelDAGToDAG.cpp \
MipsMCInstLower.cpp \
MipsOptimizePICCall.cpp \
MipsOs16.cpp \
MipsRegisterInfo.cpp \
MipsSEISelLowering.cpp \
MipsSEISelDAGToDAG.cpp \
MipsSEInstrInfo.cpp \
MipsSEFrameLowering.cpp \
MipsSERegisterInfo.cpp \
MipsSubtarget.cpp \
MipsTargetMachine.cpp \
MipsTargetObjectFile.cpp \
MipsSelectionDAGInfo.cpp
TABLEGEN_SRC= Mips.td
TABLEGEN_INCLUDES= -I${LLVM_SRCDIR}/lib/Target/Mips
TABLEGEN_OUTPUT= \
MipsGenRegisterInfo.inc|-gen-register-info \
MipsGenInstrInfo.inc|-gen-instr-info \
MipsGenAsmMatcher.inc|-gen-asm-matcher \
MipsGenAsmWriter.inc|-gen-asm-writer \
MipsGenCallingConv.inc|-gen-callingconv \
MipsGenCodeEmitter.inc|-gen-emitter \
MipsGenDAGISel.inc|-gen-dag-isel \
MipsGenDisassemblerTables.inc|-gen-disassembler \
MipsGenFastISel.inc|-gen-fast-isel \
MipsGenMCCodeEmitter.inc|-gen-emitter \
MipsGenMCPseudoLowering.inc|-gen-pseudo-lowering \
MipsGenSubtargetInfo.inc|-gen-subtarget
.include "${.PARSEDIR}/../../tablegen.mk"
.if defined(HOSTLIB)
.include <bsd.hostlib.mk>
.else
.include <bsd.lib.mk>
.endif
|
