blob: a05568c1dd331e8b50fae148b7d0df1976010770 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
#ifndef _CCNT_H
#define _CCNT_H
/* ARMV7 PMU (performance monitors) */
/* ARM ARM B4.1.116 */
#define PMU_PMCNTENSET_C (1 << 31) /* Enable PMCCNTR cycle counter */
/* ARM ARM B4.1.117 PMCR */
#define PMU_PMCR_DP (1 << 5) /* Disable when ev. cnt. prohibited */
#define PMU_PMCR_X (1 << 4) /* Export enable */
#define PMU_PMCR_D (1 << 3) /* Clock divider */
#define PMU_PMCR_C (1 << 2) /* Cycle counter reset */
#define PMU_PMCR_P (1 << 1) /* Event counter reset */
#define PMU_PMCR_E (1 << 0) /* Enable event counters */
/* ARM ARM B4.1.119 PMINTENSET */
#define PMU_PMINTENSET_C (1 << 31) /* PMCCNTR overflow int req. enable*/
/* ARM ARM B4.1.124 PMUSERENR */
#define PMU_PMUSERENR_EN (1 << 0) /* User mode access enable bit */
#endif /* _CCNT_H */
|
