blob: 3d4a346fc0af93205b14e47429927c3a18222097 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
|
////////////////////////////////////////////////////////////////
// Defines for the V810 CPU
#ifndef V810_CPU_H_
#define V810_CPU_H_
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <ctype.h>
#include "vb_types.h"
//System Register Defines (these are the only valid system registers!)
#define EIPC 0 //Exeption/Interupt PC
#define EIPSW 1 //Exeption/Interupt PSW
#define FEPC 2 //Fatal Error PC
#define FEPSW 3 //Fatal Error PSW
#define ECR 4 //Exception Cause Register
#define PSW 5 //Program Status Word
#define PIR 6 //Processor ID Register
#define TKCW 7 //Task Controll Word
#define CHCW 24 //Cashe Controll Word
#define ADDTRE 25 //ADDTRE
//PSW Specifics
#define PSW_IA 0xF0000 // All Interupt bits...
#define PSW_I3 0x80000
#define PSW_I2 0x40000
#define PSW_I1 0x20000
#define PSW_I0 0x10000
#define PSW_NP 0x08000
#define PSW_EP 0x04000
#define PSW_ID 0x01000
#define PSW_DP 0x00800
#define PSW_SAT 0x00400
#define PSW_CY 0x00008
#define PSW_OV 0x00004
#define PSW_S 0x00002
#define PSW_Z 0x00001
//condition codes
#define COND_V 0
#define COND_C 1
#define COND_Z 2
#define COND_NH 3
#define COND_S 4
#define COND_T 5
#define COND_LT 6
#define COND_LE 7
#define COND_NV 8
#define COND_NC 9
#define COND_NZ 10
#define COND_H 11
#define COND_NS 12
#define COND_F 13
#define COND_GE 14
#define COND_GT 15
///////////////////////////////////////////////////////////////////
// Defines for memory and IO acces
// Grabed From StarScream Source
#pragma pack(1)
typedef struct {
WORD lowaddr; // Start of ram
WORD highaddr; // end of ram
WORD off; // Displacement... (off+addr = pmempry...)
BYTE *pmemory; // Pointer to memory
} V810_MEMORYFETCH;
typedef struct {
WORD lowaddr; // Start of ram
WORD highaddr; // end of ram
BYTE (*rfuncb)(WORD); // Pointer to the Register Read func
void (*wfuncb)(WORD, BYTE); // Pointer to the Register Write func
HWORD (*rfunch)(WORD); // Pointer to the Register Read func
void (*wfunch)(WORD, HWORD); // Pointer to the Register Write func
WORD (*rfuncw)(WORD); // Pointer to the Register Read func
void (*wfuncw)(WORD, WORD); // Pointer to the Register Write func
} V810_REGFETCH;
typedef struct {
WORD P_REG[32]; // Main program reg pr0-pr31
// When reading and writing the registers before and after executing a
// block we need a place to store crap (the "33rd" register)
WORD TMP_REG;
WORD PC;
WORD flags;
WORD S_REG[32]; // System registers sr0-sr31
WORD cycles;
int (*irq_handler)(WORD, WORD*);
void(*reloc_table)(void);
BYTE ret;
} cpu_state;
#pragma pack()
cpu_state* v810_state;
///////////////////////////////////////////////////////////////////
// Define CPU Globals
extern const BYTE opcycle[0x50]; //clock cycles
//DEBUG Globals :P
// Uncomment this line to include the FrameBuffer hack, for Yeti3D, etc!
//#define FBHACK
//////////////////////////////////////////////////////////////////////////
// Define CPU Functions
int v810_init(char *rom_name);
void v810_exit();
// Reset the registers
void v810_reset();
// Generate Interupt #n
void v810_int(WORD iNum, WORD PC);
// Generate Exception #n
void v810_exp(WORD iNum, WORD eCode);
int serviceInt(unsigned int cycles, WORD PC);
int serviceDisplayInt(unsigned int cycles, WORD PC);
#endif
|
